

Contacts:
John Donovan
PR Director
(408)943-4885
JDI@cypress.com

For Immediate Release

Cypress Samples 18 Mbit Sync SRAM Family

Flowthrough and NoBL Pipeline Devices Solidify Leadership Position in Sync SRAM For Next-Generation Networking and Telecom Applications

SAN JOSE, Calif., March 23, 2000 -- Cypress Semiconductor Corp. (NYSE:CY) today expanded its networking-optimized, 18-Mbit SRAM portfolio to include a variety of new options to better serve next-generation communications requirements. It is now sampling both the No Bus Latency™ (NoBL™) and standard synchronous architecture SRAMs, targeting a broad range of networking and telecom segments, including wireless infrastructure (WIN), wide area networks (WAN), and storage array networks (SAN).

The pipelined and flowthrough versions of NoBL and standard synchronous devices are now available in 1024K x 18 and 512K x 36 configurations at 3.3-V and 2.5-V. The 2.5-V offering addresses the trend toward lower operating voltages. These parts consume less power than earlier-generation 5-V devices and are ideal for interfacing with the 2.5-V ASIC devices used in the networking systems being developed today. The flowthrough versions of these devices support bus speeds up to 115 MHz; the pipelined versions support bus speeds up to 200 MHz. These 0.15-micron devices offer high density, low operating power and fast data transfer.

"The expansion of our 18-Mbit family provides Cypress a leadership position in synchronous, networking-optimized memories, strengthening significantly what has become a \$200M a year business for us," said Tony Alvarez, senior vice president of Cypress's Memory Products Division. "Our expanded portfolio is a direct response to the needs of our strategic communications accounts, to whom we already provide a broad range of solutions in logic, timing technology, specialty memories, and physical-layer devices."

NoBL SRAMs have an architecture optimized for the most demanding high-speed applications requiring maximum bus bandwidth. They eliminate the latency (dead cycles, or wait states) found in conventional synchronous burst SRAM architectures when transitioning between write and read operations. The NoBL architecture allows data transfer on every clock cycle, regardless of whether a write or read operation is taking place, thereby providing 100% bus utilization. The standard

- MORE -

synchronous architecture is used in many processor based systems, providing the Level 2 cache that is critical to system performance.

Product Availability

Samples of the various devices in the family—including x18 and x36, 3.3 Volt, synchronous pipe SRAMs; and x18 and x36 NoBL and flowthrough synchronous SRAMs in 2.5V and 3.3V configurations—are available now in standard 100-pin TQFP and 119-pin BGA. Pricing starts at \$65.00 in quantities of 1,000. All Cypress synchronous and NoBL memories are 100% compatible with industry standards, providing customers with the security of multiple vendor support.

About Cypress

Cypress Semiconductor is “Driving the Communications Revolution”™ by providing high-performance integrated circuit solutions to fast-growing markets, including data communications, telecommunications, computation, consumer products, and industrial control. With a focus on emerging communications applications, Cypress's product portfolios include networking-optimized and micropower static RAMs; high-bandwidth multi-port and FIFO memories; high-density programmable logic devices; timing technology for PCs and other digital systems; and controllers for Universal Serial Bus (USB). Cypress is No. 1 in the USB and clock chip markets.

More than two-thirds of Cypress's sales come from fast-growing communications markets and dynamic companies such as Alcatel, Cisco, Ericsson, Lucent, Motorola, Nortel Networks, and 3Com. Cypress's ability to mix and match its broad portfolio of intellectual property enables targeted, integrated solutions for high-speed systems that feed bandwidth-hungry Internet applications. Cypress aims to become the preferred silicon supplier for Internet switching systems and for every Internet data stream to pass through at least one Cypress IC.

Cypress employs more than 4,500 people worldwide with international headquarters in San Jose, California. Its shares are listed on the New York Stock Exchange under the symbol CY. More information about Cypress is accessible electronically on the company's worldwide Web site at <http://www.cypress.com> or by CD-ROM (call 1-800-858-1810). An electronic investor forum, and other investor information, is located at <http://www.cypress.com/investor/index.html>.

###

“Safe Harbor” Statement under the Private Securities Litigation Reform Act of 1995: Statements herein that are not historical facts are “forward-looking statements” involving risks and uncertainties, including by not limited to: the effect of global economic conditions, shifts in supply and demand, market acceptance, the impact of competitive products and pricing, product development, commercialization and technological difficulties, and capacity and supply constraints. Please refer to Cypress's Securities and Exchange Commission filings for a discussion of such risks.

No Bus Latency, NoBL and “Driving the Communications Revolution” are trademarks of Cypress Semiconductor.